Mahdi Talebi, Arash Salahvarzi, Amir Mahdi Hosseini Monazzah, Kevin Skadron, And Mahdi Fazeli

Arash Salahvarzi

RA @ CPS-Lab

IUST

Arash_salahvarzi@alumni.iust.ac.ir



Iran University of Science and Technology



Cyber-Physical Systems Laboratory

Page 1 of 20





ROCKY: A <u>R</u>obust Hybrid <u>On-chip Memory <u>K</u>it For The Processors With STT-MRAM Cache Technology</u>

IEEE Transactions on Computers





IEEE Transactions on Computers



Contributions

Main

The

Exploring the effects of different replacement policies on the reliability of STT-MRAM caches

Proposing a set of replacement policies which are efficiently coupled with each other

Design and evaluating the underlying cache memory hierarchy architecture to utilize the proposed replacement policies.





Page 4 of 20





Introduction Failure Preliminaries Related Work Retention Motivation Failure ROCKY Results Failure Conclusion

Read

Write

• Applied read current higher than the critical switching current • Changing the content of the cell unwantedly

•
$$P_{RD}(t_r) = 1 - \exp\left(\frac{-t_r}{\tau} \times \exp\left(\frac{-\Delta(l_r - l_{C0})}{l_{C0}}\right)\right)$$

• Changing the content of STT-MRAM after being idle for a time • $P_{RF}(t) = 1 - \exp(\frac{-t}{\exp(\Delta)})$

• A write current signal period shorter than the MTJ switching time • $P_{WF}(t_w) = \exp(-t_w \times \frac{2\mu_B P(I_w - I_{C0})}{(c + \ln(\pi^{2\frac{\Delta}{4}})) \times (em(1+p^2))})$

















IEEE

Transactions on Computers











IEEE

Transactions on Computers





	Component	Parameter	Value
Introduction	Processor	Architecture Frequency Number of Cores Type Model Warmup Cycles	ARM 1GHz 4 Homogeneous Detailed 100 millions cycles
Related Work Motivation	L1 Cache	Memory Technology Size Associativity Block Size Access Time Replacement Policy Energy per Access	SRAM 32KB 4 64B 2 cycles ROCKY LC 0.240 nJ
ROCKY Results Conclusion	L2 Cache (Hybrid)	Memory Technology Size Associativity Block Size STT-MRAM Access Time SRAM Access Time Replacement Policy STT-MRAM Energy per Read STT-MRAM Energy per Write SRAM Energy per Access	STT-MRAM+SRAM 4MB (3584KB +512KB) 16 (14 way + 2 way) 64B Write 20 and Read 5 cycles 5 cycles ROCKY SC 0.210 nJ 1.01 nJ 0.240 nJ
	Main Memory	Memory Technology Size	DRAM DDR3 4GB





Page 12 of 20



































IEEE

Transactions on

Computers







10

Room 121, Department of Computer Engineering, Iran University of Science and Technology, University Road, Hengam Street, Resalat Square, Narmak, Tehran, IRAN 16846-13114.

+98 (21) 73225350

